Photograph

Name
MORIE Takashi
Affiliation
Graduate School of Life Science and Systems Engineering
Department of Human Intelligence Systems
Title
Professor
Laboratory address
2-4 Hibikino,Wakamatsu-ku, Kitakyushu,Fukuoka,808-0196 Japan
Laboratory telephone number
+81-93-695-6122
Laboratory FAX number
+81-93-695-6014
Web Site
http://www.brain.kyutech.ac.jp/~morie
Research areas, keyword
Image processing, Brain-like vision systems, Integrated Circuits, Nanodevices, Neurocomputers, Brain-Computers
School Attended (except graduate school)
  • Osaka University , Faculty of Science , Physics

    University , 1979.03 , Graduated , JAPAN

Graduate School Attended, etc.
  • Osaka University , Graduate School, Division of Natural Science , Physics

    Master Course , 1981.03 , Completed , JAPAN

Degree
  • Doctor of Engineering , Electronic device/electronic equipment , Hokkaido University , Thesis , 1996.09

Employment Record in Research
  • Department of Human Intelligence Systems, Graduate School of Life Science and Systems Engineering, Kyushu Institute of Technology, Professor, 2014.04 -

  • Department of Brain Science and Engineering, Graduate School of Life Science and Systems Engineering, Kyushu Institute of Technology, Professor, 2002.04 - 2014.03

External Career
  • Graduate school of Advanced sciences of Matter, Hiroshima University , Associate Professor , 2001.04 - 2002.03

  • Faculty of Engineering, Hiroshima University , Associate Professor , 1997.04 - 2001.03

  • NTT Laboratories , Research staff , 1981.04 - 1997.03

Academic Society Joined
  • IEEE , 2004.04 - , UNITED STATES

  • The institue of electronics, information and communication engineers (IEICE) , 1990.05 - , JAPAN

Published papers (2006.4〜)
  • English , An Energy-efficient Time-domain Analog VLSI Neural Network Processor Based on a Pulse-width Modulation Approach , arXiv.org (p.1810.06819 - ) , 2019.02 , M. Yamaguchi, G. Iwamoto, H. Tamukoh, T. Morie

    Academic Journal , The Multiple Authorship

  • English , A Time-domain Analog Weighted-sum Calculation Model for Extremely Low Power VLSI Implementation of Multi-layer Neural Networks , arXiv.org (p.1810.06819 - ) , 2018.10 , Q. Wang, H. Tamukoh, T. Morie

    Academic Journal , The Multiple Authorship

  • English , A CMOS Chaotic Boltzmann Machine Circuit and Three-neuron Network Operation , Proc. Int. Joint Conf. on Neural Networks (IJCNN 2017) (p.1218 - 1224) , 2017.06 , M. Yamaguchi, H. Tamukoh, H. Suzuki, T. Morie

    International Conference Proceedings , The Multiple Authorship

  • English , Spike-based Time-domain Weighted-sum Calculation Using Nanodevices for Low Power Operation , 16th Int. Conf. on Nanotechnology (IEEE NANO) (p.390 - 392) , 2016.08 , T. Morie, H. Liang, T. Tohara, H. Tanaka, M. Igarashi, S. Samukawa, K. Endo, Y. Takahashi

    International Conference Proceedings , The Multiple Authorship

  • English , Silicon Nanodisk Array with a Fin Field-effect Transistor for Time-domain Weighted Sum Calculation toward Massively Parallel Spiking Neural Networks,, , Applied Physics Express , vol.Vol. 9 ( No. 3) (p.034201 - ) , 2016.02 , T. Tohara, H. Liang, H. Tanaka, M. Igarashi, S. Samukawa, K. Endo, Y. Takahashi, T. Morie

    DOI:10.7567/APEX.9.034201, Academic Journal , The Multiple Authorship

display all >>
Research Achievement (Book)
  • English , Learning on Silicon , Kluwer Academic Publishers , 1999.04 , T. Morie

    The Book (the science book) , The Simple Work

  • English , Real-Time Human-Machine Interaction System Based on Face Authentication and Arm Posture Recognition , Brain-Inspired Information Technology (Studies in Computational Intelligence), , 2009.11 , I. R. Khan,T. Morie,H. Miyamoto,Y. Kuriya,M. Shimizu

    Others , The Multiple Authorship

  • English , An FPGA-Based Collision Warning System Using Moving-Object Detection Inspired by Neuronal Propagation in the Hippocampus , Brain-Inspired Information Technology (Studies in Computational Intelligence) , 2009.11 , H. Liang,Y. Suzuki,T. Morie,K. Nakada,T. Miki,H. Hayashi

    Others , The Multiple Authorship

  • English , Shadow Elimination Mimicking the Human Visual System , Brain-Inspired Information Technology (Studies in Computational Intelligence) , 2009.11 , T. Kamada,A. Hanazawa,T. Morie

    Others , The Multiple Authorship

Research Achievement (Review)
  • Japanese , , Japanese Neural Network Society , The Brain & Neural Networks , vol.22 (2) (p.51 - 52) , 2015.01

    DOI:10.3902/jnns.22.51, Academic Journal , The Simple Work

  • Japanese , , vol.50 (6) (p.20 - 24) , 2012.04

    The Commerce Magazine , The Multiple Authorship

Academic Awards Received
  • 20th Int. Conf. on Neural Information Processing (ICONIP2013), Best Paper Award , 2013.11.05 , KOREA REPUBLIC OF , Prizes Such as International Conference and Conference and Symposium , Y. Suedomi, H. Tamukoh, M. Tanaka, K. Matsuzaka, T. Morie

  • The 9th LSI IP Design Award, Grant , 2007.04.26 , JAPAN , Prizes Such as Publisher and Newspaper Company and Foundation

  • Best Live Demonstration Award , 2019.05.27 , JAPAN , Prizes Such as International Conference and Conference and Symposium

  • IEEE SSCS Japan Chapter Academic Research Award , 2019.05.13 , JAPAN , Prizes Such as Domestic Institute and Conference and Symposium

  • SISA Excellent Student Paper Awards , 2016.09.15 , MALAYSIA , Prizes Such as International Conference and Conference and Symposium

Research presentations (2006.4〜)
  • Domestic Conference without screening , 2019.05 , The Oral (generality)

  • Domestic Conference without screening , 2019.05 , The Poster (generality)

  • Domestic Conference without screening , 2019.03 , The Oral (generality)

  • Domestic Conference without screening , 2019.03 , The Oral (generality)

  • Domestic Conference without screening , 2019.01 , The Oral (generality)

display all >>
Research Achievement (Published Thesis)
  • Int. Conf. on Solid State Devices and Materials (SSDM 2016)

    Invited lecture , Analog VLSI Circuits and Devices for Neuro-Inspired Time-Domain Computing , 2016.09

  • 9th EAI Int. Conf. on Bio-inspired Information and Communications Technologies (BICT)

    Invited lecture , VLSI Pulse-Coupled Phase Oscillator Networks toward Spike-based Computation , 2015.12

  • Int. Conf. on Solid State Devices and Materials (SSDM 2015)

    Invited lecture , VLSI Pulse-Coupled Phase Oscillator Networks and Their Emulator toward Spike-based Computation for Intelligent Processing , 2015.09

  • IEEE Int. Meeting for Future of Electron Devices, Kansai

    Invited lecture , CMOS Circuits and Nanodevices for Spike Based Neural Computing , 2015.06

  • The 1st Int. Symp. on Neuromorphic and Nonlinear Engineering (ISNNE 2014)

    Invited lecture , VLSI Implementation and Nanostructure for Time-domain Spike-based Computing , 2014.02

display all >>
Activities, such as a society and a committee
  • IEEE , Japan Council Student Activities Committee (SAC) Chair , 2009.01 - 2010.12

Updated on 2019/08/20